(1)
A Methodology for Simulation of Hybrid Single-Electron MOS Transistor Circuits. Superficies y Vacio 2013, 26 (2), 42-49.