2013. A methodology for simulation of hybrid Single-electron/MOS transistor circuits. Superficies y Vacío. 26, 2 (Jun. 2013), 42–49.